
PXle-5113

Specifications

2025-03-13



Contents

PXIe-5113 Specifications 3

PXIe-5113 Specifications

These specifications apply to the PXIe-5113 with 64 MB and 512 MB of memory.

Definitions

Warranted specifications describe the performance of a model under stated operating conditions and are covered by the model warranty. Warranted specifications account for measurement uncertainties, temperature drift, and aging. Warranted specifications are ensured by design or verified during production and calibration.

Characteristics describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- **Typical** specifications describe the performance met by a majority of models.
- **Nominal** specifications describe an attribute that is based on design, conformance testing, or supplemental testing.
- **Measured** specifications describe the measured performance of a representative model.

Specifications are **Nominal** unless otherwise noted.

Conditions

Specifications are valid under the following conditions unless otherwise noted.

- All vertical ranges, bandwidths, and bandwidth limiting filters
- Sample rate set to 1.5 GS/s or 3.0 GS/s
- Onboard sample clock locked to PXI_Clk100 reference clock
- 15-minute warm-up time at ambient temperature
- Chassis configured:^[1]
 - PXI Express chassis fan speed set to HIGH
 - Foam fan filters removed if present

- Empty slots contain PXI chassis slot blockers and filler panels

Warranted specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature range of 0 °C to 55 °C
- Altitude ≤2,000 m
- Calibration cycle maintained
- Self-calibration run after:
 - Warm-up time has elapsed
 - Module has been power cycled
 - PC or controller has been restarted or wakes from sleep or hibernation modes
- External calibration performed at 23 °C ±3 °C

Typical specifications are valid under the following conditions unless otherwise noted.

- Ambient temperature range of 0 °C to 55 °C
- Altitude ≤2,000 m

Vertical

Analog Input

| | |
|--------------------|------------------------------|
| Number of channels | Two (simultaneously sampled) |
| Input type | Referenced single-ended |
| Connectors | BNC, ground referenced |

Impedance and Coupling

| | |
|-----------------------------------|---|
| Input impedance | 50 Ω \pm 1.5%, typical 1 M Ω \pm 1.0%, typical |
| Input capacitance (1 M Ω) | 15.4 pF |
| Input coupling | AC DC |

Voltage Levels

Table 1. Full-Scale (FS) Input Range and Vertical Offset Range

| Input Range (V _{pk-pk}) | Vertical Offset Range | |
|-----------------------------------|-----------------------|--------------|
| | 50 Ω | 1 M Ω |
| 0.04 V | \pm 5 V | |
| 0.1 V | \pm 5 V | |
| 0.2 V | \pm 5 V | |
| 0.4 V | \pm 5 V | |
| 1 V | \pm 5 V | \pm 20 V |
| 2 V | \pm 5 V | \pm 20 V |
| 4 V | \pm 5 V | \pm 20 V |
| 10 V | \pm 2 V | \pm 100 V |
| 20 V | — | \pm 100 V |
| 40 V | — | \pm 100 V |

| |
|------------------------|
| Maximum input overload |
|------------------------|

| | |
|-----------------------------|--|
| 50 Ω | $ \text{Peaks} \leq 7 \text{ V}$ |
| 1 M Ω ^[2] | $ \text{Peaks} \leq 250 \text{ V DC}$ |



Notice Signals exceeding the maximum input overload may cause damage to the device.

Accuracy

| | |
|------------------------------|--|
| Resolution | 8 bits |
| DC accuracy ^[3] | |
| 50 Ω | |
| Input range: 0.04 V | $\pm[(2\% \times \text{Reading} - \text{Vertical Offset}) + (0.4\% \times \text{Vertical Offset}) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, typical |
| Input range: 0.1 V to 4 V | $\pm[(2\% \times \text{Reading} - \text{Vertical Offset}) + (0.4\% \times \text{Vertical Offset}) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted |
| Input range: 10 V | $\pm[(2\% \times \text{Reading} - \text{Vertical Offset}) + (1.1\% \times \text{Vertical Offset}) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted |
| 1 M Ω | |
| Input | $\pm[(2\% \times \text{Reading} - \text{Vertical Offset}) + (0.4\% \times \text{Vertical Offset}) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, |

| | |
|--|--|
| range: 0.04 V | typical |
| Input range: 0.1 V to 20 V | $\pm[(2\% \times \textbf{Reading - Vertical Offset}) + (0.4\% \times \textbf{Vertical Offset}) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted |
| Input range: 40 V | $\pm[(2\% \times \textbf{Reading - Vertical Offset}) + (1.1\% \times \textbf{Vertical Offset}) + (1\% \text{ of FS}) + 0.2 \text{ mV}]$, warranted |
| DC drift ^[4] | $\pm[(0.2\% \times \textbf{Reading - Vertical Offset}) + (0.004\% \times \textbf{Vertical Offset}) + (0.013\% \text{ of FS})]$ per °C |
| AC amplitude accuracy ^[3] | $\pm 0.25 \text{ dB}$ at 50 kHz |
| AC amplitude drift ^[4] | $\pm 0.0026 \text{ dB per } ^\circ\text{C}$ at 50 kHz |


Crosstalk

| Crosstalk ^[5] | |
|---|--------------------|
| Input frequency: $\leq 200 \text{ MHz}$ | $< -60 \text{ dB}$ |
| Input frequency: 200 MHz to 400 MHz | $< -50 \text{ dB}$ |

Bandwidth and Transient Response


| | |
|----------------------------------|--|
| Bandwidth (-3 dB) ^[6] | |
| 50 Ω ^[7] | |
| Full bandwidth | 475 MHz, warranted 500 MHz, typical |
| 350 MHz filter | 325 MHz, warranted 350 MHz, typical |
| 1 MΩ ^[8] | |
| Full bandwidth | 500 MHz, typical |
| 350 MHz filter | 350 MHz, typical |

Figure 1. 50 Ω Full Bandwidth Frequency Response, 3 GS/s, 1 V_{pk-pk}, Measured^[6]



| | |
|---------------------------|---------------------|
| Bandwidth-limiting filter | 20 MHz noise filter |
|---------------------------|---------------------|

Figure 2. 50 Ω 20 MHz Filter Frequency Response, 3 GS/s, 1 V_{pk-pk}, Measured^[6]



AC-coupling cutoff (-3 dB)

10 Hz

Figure 3. Step Response, 50 Ω , 1 V_{pk-pk}, 500 ps Rising Edge, Measured





Figure 4. Step Response, 1 M Ω , 1 V_{pk-pk}, 500 ps Rising Edge, Measured



Spectral Characteristics^[9]

| | |
|--|---------|
| Spurious-free dynamic range (SFDR) ^[10] | -45 dBc |
|--|---------|

Table 2. Effective Number of Bits (ENOB)^[11]

| Input Range (V _{pk-pk}) | Filters | |
|-----------------------------------|-----------------------|---|
| | 20 MHz filter enabled | Full bandwidth (Input Frequency <100 MHz) |
| 0.1 V to 4 V | 7.3 | 6.2 |
| 0.04 V | 6.7 | 5.8 |

| | |
|---|---------|
| Total harmonic distortion (THD) ^[10] | -45 dBc |
|---|---------|

Noise

| | |
|---------------------------|-------------|
| RMS noise ^[12] | |
| 0.04 V _{pk-pk} | 0.50% of FS |
| All other ranges | 0.33% of FS |

Horizontal

Sample Clock

| | |
|--------|-------------------------------------|
| Source | Onboard clock (internal oscillator) |
|--------|-------------------------------------|

| | |
|---|------------------------|
| Sample rate range, real time ^[13] | 22.89 kS/s to 1.5 GS/s |
| Sample rate, time-interleaved sampling (TIS) mode ^[14] | 3.0 GS/s |
| Timebase frequency | 1.5 GHz |
| Timebase accuracy ^[15] | ±50 ppm |
| Sample clock jitter ^[16] | 1.1 ps RMS |

Phase-Locked Loop (PLL) Reference Clock

| Sources | | |
|----------------------|-------------------------------------|---------------------|
| Internal | Onboard clock (internal oscillator) | |
| External | PXI_Clk100 (backplane connector) | |
| Duty cycle tolerance | | 45% to 55%, typical |

Triggers

| | |
|--------------------|---------------------------------|
| Supported triggers | Reference (Stop) Trigger |
| | Reference (Arm) Trigger |
| | Start Trigger (Acquisition Arm) |

| | | |
|-----------------------|---|--------|
| | Advance Trigger | |
| Trigger types | Edge | |
| | Glitch | |
| | Hysteresis | |
| | Runt | |
| | Width | |
| | Window | |
| | Digital | |
| | Immediate | |
| | Software | |
| Trigger sources | CH 0 | |
| | CH 1 | |
| | PFI <0..3> | |
| | PXI_Trig <0..7> | |
| Minimum dead time | | |
| Interpolator enabled | | 400 ns |
| Interpolator disabled | | 400 ns |
| Trigger delay | 0 to 7.51×10^{14} ns [(2 ⁵¹ - 1) * Sample Clock Period] | |

| | |
|---------|---|
| Holdoff | Dead time to 6.15×10^{18} ns $[(2^{64} - 1) * \textbf{Sample Clock Period}]$ |
|---------|---|

Analog Trigger

| | |
|---------|--------------|
| Sources | CH 0 CH 1 |
|---------|--------------|

Table 3. Analog Trigger Time Resolution

| Interpolator Status | Time Resolution | |
|---------------------|-----------------|--------------|
| | TIS Enabled | TIS Disabled |
| Enabled | 0.326 ps | 0.651 ps |
| Disabled | 0.333 ns | 0.667 ns |

| Trigger filters | |
|---|----------------------------|
| Low frequency (LF) reject | 100 kHz |
| High frequency (HF) reject | 100 kHz |
| Minimum threshold duration [17] | Sample clock period |

Digital Trigger

| | |
|---------|---|
| Sources | PFI <0..3> (front panel HD-BNC connectors) PXI_Trig <0..7> (backplane connector) |
|---------|---|

| Time resolution | |
|-----------------|----------|
| PFI | 1.333 ns |
| PXI_Trig | 5.333 ns |

Programmable Function Interface (PFI)

| | |
|-------------------------|---|
| Connectors | PFI <0..3> (front panel HD-BNC connectors) |
| Direction | Bidirectional per channel |
| As an input (trigger) | |
| Destinations | Start Trigger (Acquisition Arm) Reference (Stop) Trigger Reference (Arm) Trigger Advance Trigger |
| Input impedance | 49.9 k Ω |
| V _{IH} | 2 V, typical |
| V _{IL} | 0.8 V, typical |
| Recommended input range | 0 V to 3.3 V |

| | |
|-----------------------------|--|
| Maximum input overload | +5 V tolerant |
| Minimum pulse width | 10 ns |
| As an output (event) | |
| Sources | <p>Ready for Start</p> <p>Start Trigger (Acquisition Arm)</p> <p>Ready for Reference</p> <p>Reference (Stop) Trigger</p> <p>End of Record</p> <p>Ready for Advance</p> <p>Advance Trigger</p> <p>Done (End of Acquisition)</p> |
| Output impedance | 50 Ω |
| Logic type | 3.3 V CMOS |
| Maximum current drive | 12 mA |
| Maximum frequency | 50 MHz |
| Minimum pulse width | 10 ns |

Probe Compensation

| | |
|--------------------------------|--|
| Connectors | Probe compensation terminal Ground terminal |
| Output voltage ^[18] | 0 V to 5 V |
| Maximum overload voltage | 25 V DC |

CableSense

| | |
|--|--------|
| CableSense pulse voltage ^[19] | 0.4 V |
| CableSense pulse rise time ^[20] | 1.3 ns |

Driver support for CableSense on the PXle-5113 was first available in NI-SCOPE18.7.

Related information:

- [For more information about CableSense technology, refer to ni.com/cablesense.](https://ni.com/cablesense)

Waveform Memory

| | |
|--|-----------------|
| Available onboard memory sizes ^[21] | 64 MB 512 MB |
|--|-----------------|

| | | |
|---|--|----------|
| Minimum record length | | 1 sample |
| Number of samples | | |
| Pretrigger | 0 up to (<i>Record Length</i> - 1) | |
| Posttrigger | 0 up to <i>Record Length</i> | |
| Maximum number of records in onboard memory ^[22] | | 100,000 |

Table 4. Examples of Allocated Onboard Memory per Record, 512 MB Option

| Channels | Bytes per Sample | Maximum Records per Channel | Record Length | Allocated Onboard Memory per Record |
|----------|------------------|-----------------------------|---------------|-------------------------------------|
| 1 | 1 | 100,000 | 1 | 192 |
| 1 | 1 | 100,000 | 1,000 | 1,200 |
| 1 | 1 | 52,758 | 10,000 | 10,176 |
| 1 | 1 | 1 | 536,870,784 | 536,870,976 |
| 2 | 1 | 100,000 | 1 | 192 |
| 2 | 1 | 100,000 | 1,000 | 2,208 |
| 2 | 1 | 26,630 | 10,000 | 20,160 |
| 2 | 1 | 1 | 268,435,392 | 536,870,976 |

Calibration

External Calibration

External calibration corrects the onboard references for gain and offset errors used in self-calibration and adjusts the compensation attenuator. All calibration constants are stored in nonvolatile memory.

Self-Calibration

Self-calibration is done on software command. The calibration corrects for gain, offset, interleaving spurs, and intermodule synchronization errors. Run self-calibration after the specified warm-up time has elapsed and any time the module is power cycled or the PC or controller is restarted or wakes from sleep or hibernation modes. Refer to the **NI High-Speed Digitizers Help** at ni.com/manuals for more information on when to self-calibrate the device.

Calibration Specifications

| | |
|-----------------------------------|------------|
| Interval for external calibration | 2 years |
| Warm-up time ^[23] | 15 minutes |

Software

Driver Software

Driver support for this device was first available in NI-SCOPE18.6.

NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the PXIe-5113. NI-SCOPE provides application programming interfaces for many development environments.

Application Software

NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows™/CVI™
- Measurement Studio
- Microsoft Visual C/C++

- .NET (C# and VB.NET)

Interactive Soft Front Panel and Configuration

When you install NI-SCOPE on a 64-bit system, you can use InstrumentStudio to monitor, control, and record measurements from the PXIe-5113.

InstrumentStudio is an application that allows you to perform interactive measurements on several different NI device types in a single application.

Interactive control of the PXIe-5113 was first available via InstrumentStudio in NI-SCOPE18.6. InstrumentStudio is included on the NI-SCOPE media.

NI Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the PXIe-5113. MAX is included on the driver media.

Synchronization

| Channel-to-channel skew, between the channels of a PXIe-5113 | |
|--|--------|
| 50 Ω | <60 ps |
| 1 M Ω | <60 ps |

Synchronization with the NI-TClk API [\[24\]](#)

NI-TClk is an API that enables system synchronization of supported PXI modules in one or more PXI chassis, which you can use with the PXIe-5113 and NI-SCOPE.

NI-TClk uses a shared Reference Clock and triggers to align the Sample Clocks of PXI modules and synchronize the distribution and reception of triggers. These signals are routed through the PXI chassis backplane without external cable connections between PXI modules in the same chassis.

Module-to-module skew, between PXIe-5113 modules using NI-TClk [\[25\]](#)

| | | |
|--|--------|-------|
| NI-TClk synchronization without manual adjustment [26] | | |
| Skew, peak-to-peak [27] | 200 ps | |
| Jitter, peak-to-peak [28] | 120 ps | |
| NI-TClk synchronization with manual adjustment [26] | | |
| Skew, average [27] | 10 ps | |
| Jitter, peak-to-peak [28] | 8 ps | |
| Sample Clock delay/adjustment resolution | | <1 ps |

Power

| | |
|---------------------|--------|
| Current draw | |
| +3.3 V DC | 1.82 A |
| +12 V DC | 1.16 A |
| Power draw | |
| +3.3 V DC | 6 W |
| +12 V DC | 14 W |

| | |
|-----------------------------|------|
| Total | 20 W |
| Total maximum power allowed | 30 W |

Physical

| | |
|------------|---|
| Dimensions | 3U, one-slot, PXI Express/CompactPCI Express module 2.0 cm × 13.0 cm × 21.6 cm (0.8 in × 5.1 in × 8.5 in) |
| Weight | 380 g (13.4 oz) |

Bus Interface

| | |
|--------------------|-----------------------|
| Form factor | Gen 1 x4 module |
| Slot compatibility | PXI Express or hybrid |

Environmental Characteristics

| Temperature | |
|-------------|-----------------|
| Operating | 0 °C to 55 °C |
| Storage | -40 °C to 71 °C |

| Humidity | |
|-------------------------|--|
| Operating | 10% to 90%, noncondensing |
| Storage | 5% to 95%, noncondensing |
| Pollution Degree | 2 |
| Maximum altitude | 4,600 m (at 25 °C ambient temperature) |
| Shock and Vibration | |
| Operating vibration | 5 Hz to 500 Hz, 0.3 g RMS |
| Non-operating vibration | 5 Hz to 500 Hz, 2.4 g RMS |
| Operating shock | 30 g, half-sine, 11 ms pulse |

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit ni.com/product-certifications, search by model number, and click the appropriate link.