PCI/PXI-6224 Specifications



Contents

NI 6224 Specifications

Analog Input

Number of channels 16 differe		al or 32 single ended	
ADC resolution 16 bits			
DNL No missing		odes guaranteed	
INL Refer to the		AI Absolute Accuracy section	
Sample rate			
Single channel maximum		250 kS/s	
Multichannel maximum (aggregate)		250 kS/s	
Minimum		No minimum	
Timing accuracy 50 ppm of s		mple rate	
Timing resolution 50 ns			
Input coupling DC			

Input range		±0.2 V, ±1 V, ±5 V, ±10 V		
Maximum working voltage for analog inputs (signal + common mode)		±11 V of AI GND		
CMRR (DC to 60 Hz)		92 dB		
Input impedance				
Device on				
AI+ to AI GND $>10 \text{ G}\Omega$ in parallel with 100		0 pF		
AI- to AI GND >10 GΩ in parallel with 100		0 pF		
Device off				
AI+ to AI GND		820 Ω		
AI- to AI GND		820 Ω		
Input bias current		±100 pA		
Crosstalk (at 100 kHz)				
Adjacent channels				-75 dB
Non-adjacent channels				-90 dB
Small signal bandwidth (-3 dB)			700 kHz	

Input FIFO size		4,095 samples	
Scan list memory		4,095 entries	
Data transfers		DMA (scatter-gather), interrupts, programmed I/O	
Overvoltage protection for a	all analog input and sense ch	annels	
Device on	±25 V for up to two AI pins		
Device off	±15 V for up to two AI pins		
Input current during overvoltage condition		±20 mA maximum/AI pin	

Settling Time for Multichannel Measurements

Accuracy, full-scale step, all ranges			
±90 ppm of step (±6 LSB)	4 μs convert interval		
±30 ppm of step (±2 LSB)	5 μs convert interval		
±15 ppm of step (±1 LSB)	7 μs convert interval		

Typical Performance Graphs

Figure 1. Settling Error versus Time for Different Source Impedances




Figure 2. AI Small Signal Bandwidth





Figure 3. AI CMRR



AI Absolute Accuracy



Note Accuracies listed are valid for up to one year from the device external calibration.

Table 1. Al Absolute Accuracy

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	Random Noise, σ (μVrms)	Absolute Accuracy at Full Scale (μV)	Sensitivity (μV)
10	-10	75	20	57	244	3,100	97.6
5	-5	85	20	60	122	1,620	48.8
1	-1	95	25	79	30	360	12.0
0.2	-0.2	135	80	175	13	112	5.2



Note Sensitivity is the smallest voltage change that can be detected. It is a function of noise.

Gain tempco	25 ppm/°C
Reference tempco	5 ppm/°C
INL error	76 ppm of range

AI Absolute Accuracy Equation

AbsoluteAccuracy = Reading · (GainError) + Range · (OffsetError) + NoiseUncertainty

- GainError = ResidualAIGainError + GainTempco · (TempChangeFromLastInternalCal) + ReferenceTempco · (TempChangeFromLastExternalCal)
- OffsetError = ResidualAIOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError

NoiseUncertainty=

$$\frac{\text{Random Noise} \cdot 3}{\sqrt{100}}$$

for a coverage factor of 3 σ and averaging 100 points.

AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

- TempChangeFromLastExternalCal = 10 °C
- TempChangeFromLastInternalCal = 1 °C
- number_of_readings = 100
- CoverageFactor = 3σ

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

- GainError = 75 ppm + 25 ppm \cdot 1 + 5 ppm \cdot 10 = 150 ppm
- OffsetError = 20 ppm + 57 ppm · 1 + 76 ppm = 153 ppm
- NoiseUncertainty =

$$\frac{244~\mu V\cdot~3}{\sqrt{100}}$$

 $=73 \mu V$

 AbsoluteAccuracy = 10 V · (GainError) + 10 V · (OffsetError) + NoiseUncertainty = 3,100 μV

Digital I/O/PFI

Static Characteristics

Number of channels	48 total, 32 (P0.<031>), 16 (PFI <07>/P1, PFI <815>/P2)
Ground reference	D GND
Direction control	Each terminal individually programmable as input or output

Pull-down resistor	50 kΩ typical, 20 kΩ minimum
Input voltage protection	±20 V on up to two pins ^[1]

Waveform Characteristics (Port 0 Only)

Terminals used	Port 0 (P0.<031>)
Port/sample size	Up to 32 bits
Waveform generation (DO) FIFO	2,047 samples
Waveform acquisition (DI) FIFO	2,047 samples
DI or DO Sample Clock frequency	0 MHz to 1 MHz, system and bus activity dependent
Data transfers	DMA (scatter-gather), interrupts, programmed I/O
DI or DO Sample Clock source ^[2]	Any PFI, RTSI, AI Sample or Convert Clock, Ctr n Internal Output, and many other signals

PFI/Port 1/Port 2 Functionality

Functionality	Static digital input, static digital output, timing input, timing output
Timing output sources	Many AI, counter, DI, DO timing signals
Debounce filter settings	125 ns, 6.425 μs, 2.56 ms, disable; high and low transitions; selectable per input

Recommended Operating Conditions

Table 2. PCI/PXI

Level	Minimum	Maximum
Input high voltage (V _{IH})	2.2 V	5.25 V
Input low voltage (V _{IL})	0 V	0.8 V
Output high current (I _{OH}) P0.<031>	_	-24 mA
Output high current (I _{OH}) PFI <015>/P1/P2	_	-16 mA
Output low current (I _{OL}) P0.<031>	_	24 mA
Output low current (I _{OL}) PFI <015>/P1/P2		16 mA

Electrical Characteristics

Level	Minimum	Maximum
Positive-going threshold (VT+)	_	2.2 V
Negative-going threshold (VT-)	0.8 V	-
Delta VT hystersis (VT+ - VT-)	0.2 V	_

Level	Minimum	Maximum
I _{IL} input low current (V _{in} = 0 V)	_	-10 μΑ
I _{IH} input high current (V _{in} = 5 V)	_	250 μΑ

Digital I/O Characteristics

Figure 4. DIO (P0.<0..31>): Ioh versus Voh




Figure 5. DIO (PFI <0..15>/P1/P2): I_{oh} versus V_{oh}




Figure 6. DIO (P0.<0..31>): Iol versus Vol




Figure 7. DIO (PFI <0..15>/P1/P2): I_{ol} versus V_{ol}

General-Purpose Counters/Timers

Number of counter/ timers	2
Resolution	32 bits
Counter measurements	Edge counting, pulse, semi-period, period, two-edge separation
Position measurements	X1, X2, X4 quadrature encoding with Channel Z reloading; two-pulse encoding
Output applications	Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling
Internal base clocks	80 MHz, 20 MHz, 0.1 MHz
External base clock frequency	0 MHz to 20 MHz

Base clock accuracy	50 ppm
Inputs	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Routing options for inputs	Any PFI, RTSI, PXI_TRIG, PXI_STAR, analog trigger, many internal signals
FIFO	2 samples
Data transfers	Dedicated scatter-gather DMA controller for each counter/timer; interrupts; programmed I/O

Frequency Generator

Number of channels	1
Base clocks	10 MHz, 100 kHz
Divisors	1 to 16
Base clock accuracy	50 ppm

Output can be available on any output PFI or RTSI terminal.

Phase-Locked Loop (PLL)

Number of PLLs	1
Reference signal	PXI_STAR, PXI_CLK10, RTSI <07>
Output of PLL	80 MHz Timebase; other signals derived from 80 MHz Timebase including 20 MHz and 100 kHz Timebases

External Digital Triggers

Source	Any PFI, RTSI, PXI_TRIG, PXI_STAR
Polarity	Software-selectable for most signals
Analog input function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Counter/timer function	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Digital waveform generation (DO) function	Sample Clock
Digital waveform acquisition (DI) function	Sample Clock

Device-to-Device Trigger Bus

PCI	RTSI <07>[3]
PXI	PXI_TRIG <07>, PXI_STAR
Output selections	10 MHz Clock, frequency generator output, many internal signals
Debounce filter settings	125 ns, 6.425 μs, 2.56 ms, disable; high and low transitions; selectable per input

Bus Interface

PCI/PXI	3.3 V or 5 V signal environment
DMA channels	6, can be used for analog input, digital input, digital output, counter/timer 0, counter/timer 1

The PXI device supports one of the following features:

- May be installed in PXI Express hybrid slots
- Or, may be used to control SCXI in PXI/SCXI combo chassis

Table 3. PXI/SCXI Combo and PXI Express Chassis Compatibility

M Series Part Number	SCXI Control in PXI/SCXI Combo Chassis	PXI Express Hybrid Slot Compatible
191332B-02	No	Yes
191322A-0x	Yes	No

Power Requirements

Current draw from bus during no-load condition ^[4]		
+5 V	0.02 A	
+3.3 V	0.25 A	
+12 V	0.15 A	
Current draw from bus during AI condition ^[4]		
+5 V	0.02 A	
+3.3 V	0.25 A	
+12 V	0.25 A	

Current Limits



Caution Exceeding the current limits may cause unpredictable behavior by the device and/or PC/chassis.

PCI		
+5 V terminal (connector 0)	1 A maximum ^[5]	
+5 V terminal (connector 1)	1 A maximum ^[5]	
PXI		

+5 V terminal (connector 0)	1 A maximum ^[5]
+5 V terminal (connector 1)	1 A maximum ^[5]
P0/PFI/P1/P2 and +5 V terminals combined	2 A maximum

Physical Characteristics

Dimensions		
PCI printed circuit board		10.6 cm × 15.5 cm(4.2 in. × 6.1 in.)
PXI printed circuit board		Standard 3U PXI
Weight		
PCI	99 g (3.5 oz)	
PXI	170 g (5.9 oz)	

Calibration

Recommended warm-up time	15 minutes
Calibration interval	1 year

Maximum Working Voltage

Connect only voltages that are below these limits.

Channel-to-earth	11 V, Measurement Category I

Measurement Category I is for measurements performed on circuits not directly connected to the electrical distribution system referred to as MAINS voltage. MAINS is a hazardous live electrical supply system that powers equipment. This category is for measurements of voltages from specially protected secondary circuits. Such voltage measurements include signal levels, special equipment, limited-energy parts of equipment, circuits powered by regulated low-voltage sources, and electronics.



Caution Do not use for measurements within Categories II, III, or IV.



Note Measurement Categories CAT I and CAT O (Other) are equivalent. These test and measurement circuits are not intended for direct connection to the MAINS building installations of Measurement Categories CAT II, CAT III, or CAT IV.

Environmental

Operating temperature	0 °C to 55 °C
Storage temperature	-20 °C to 70 °C
Humidity	10% RH to 90% RH, noncondensing
Maximum altitude	2,000 m

Pollution Degree (indoor use only)	2
------------------------------------	---

Indoor use only.

Shock and Vibration (PXI Only)

Operational shock	30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	
Random vibration		
Operating	5 Hz to 500 Hz, 0.3 g _{rms}	
Nonoperating	5 Hz to 500 Hz, 2.4 g _{rms} (Tested in accordance with IEC 60068-2-64. Nonoperating test profile exceeds the requirements of MIL-PRF-28800F, Class 3.)	

Safety Compliance Standards

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1



Note For safety certifications, refer to the product label or the Product Certifications and Declarations section.

Electromagnetic Compatibility

CE Compliance (E

2011/65/EU; Restriction of Hazardous Substances (RoHS)

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit <u>ni.com/product-certifications</u>, search by model number, and click the appropriate link.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the **Engineering a Healthy Planet** web page at <u>ni.com/environment</u>. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

EU and UK Customers

• X Waste Electrical and Electronic Equipment (WEEE)—At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.

电子信息产品污染控制管理办法(中国RoHS)

• ●●● 中国RoHS—NI符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于NI中国RoHS合规性信息,请登录 ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Device Pinout

Figure 8. NI PCI/PXI-6224 Pinout

